1. What is von Neumann architecture ? Junior A. the CPU component that performs arithmetic and logical operations on operands B. a design storing instructions and data in the same memory, sharing one bus between CPU and memory C. the repeating sequence of fetch, decode, and execute that the CPU performs for each instruction D. a cache where a memory block may occupy any line, minimizing conflict misses at high lookup cost
2. Which term means: "a design storing instructions and data in the same memory, sharing one bus between CPU and memory"? Junior A. addressing mode B. memory hierarchy C. direct memory access (DMA) D. von Neumann architecture
3. Which statement is correct? Junior A. von Neumann architecture — a cache where each block maps to one set but may sit in any line within it, balancing speed and conflicts B. von Neumann architecture — a design storing instructions and data in the same memory, sharing one bus between CPU and memory C. von Neumann architecture — the layered arrangement of registers, caches, main memory, and disk trading speed against capacity D. von Neumann architecture — the CPU component that performs arithmetic and logical operations on operands
4. What is Harvard architecture ? Junior A. the CPU component that performs arithmetic and logical operations on operands B. a small, very fast storage location inside the CPU holding operands and intermediate results C. a design with physically separate memories and buses for instructions and data, allowing parallel access D. a mechanism letting a device transfer data to or from memory without involving the CPU per byte
5. Which term means: "a design with physically separate memories and buses for instructions and data, allowing parallel access"? Junior A. RISC vs CISC B. Harvard architecture C. interrupt D. register
6. Which statement is correct? Junior A. Harvard architecture — the tendency of programs to reuse nearby data and recent addresses, which caches exploit B. Harvard architecture — a design with physically separate memories and buses for instructions and data, allowing parallel access C. Harvard architecture — overlapping the execution of multiple instructions across stages to raise instruction throughput D. Harvard architecture — the layered arrangement of registers, caches, main memory, and disk trading speed against capacity
7. What is register ? Junior A. a small fast buffer between the CPU and main memory holding recently used data and instructions B. the CPU component that decodes instructions and directs other units by generating control signals C. a cache where a memory block may occupy any line, minimizing conflict misses at high lookup cost D. a small, very fast storage location inside the CPU holding operands and intermediate results
8. Which term means: "a small, very fast storage location inside the CPU holding operands and intermediate results"? Junior A. interrupt B. von Neumann architecture C. addressing mode D. register
9. Which statement is correct? Junior A. register — a small, very fast storage location inside the CPU holding operands and intermediate results B. register — a condition like data, control, or structural conflict that stalls or disrupts a pipeline C. register — a design with physically separate memories and buses for instructions and data, allowing parallel access D. register — overlapping the execution of multiple instructions across stages to raise instruction throughput
10. What is arithmetic logic unit (ALU) ? Junior A. a small fast buffer between the CPU and main memory holding recently used data and instructions B. a cache where each memory block maps to exactly one cache line, simple but prone to conflicts C. overlapping the execution of multiple instructions across stages to raise instruction throughput D. the CPU component that performs arithmetic and logical operations on operands
11. Which term means: "the CPU component that performs arithmetic and logical operations on operands"? Junior A. memory hierarchy B. interrupt C. arithmetic logic unit (ALU) D. set-associative cache
12. Which statement is correct? Junior A. arithmetic logic unit (ALU) — the CPU component that performs arithmetic and logical operations on operands B. arithmetic logic unit (ALU) — the layered arrangement of registers, caches, main memory, and disk trading speed against capacity C. arithmetic logic unit (ALU) — a design storing instructions and data in the same memory, sharing one bus between CPU and memory D. arithmetic logic unit (ALU) — the tendency of programs to reuse nearby data and recent addresses, which caches exploit
13. What is control unit ? Junior A. a small fast buffer between the CPU and main memory holding recently used data and instructions B. the CPU component that performs arithmetic and logical operations on operands C. the CPU component that decodes instructions and directs other units by generating control signals D. a mechanism letting a device transfer data to or from memory without involving the CPU per byte
14. Which term means: "the CPU component that decodes instructions and directs other units by generating control signals"? Junior A. cache memory B. instruction cycle C. control unit D. pipelining
15. Which statement is correct? Junior A. control unit — a rule specifying how an instruction's operand is located, such as immediate, direct, or indirect B. control unit — a design with physically separate memories and buses for instructions and data, allowing parallel access C. control unit — a small fast buffer between the CPU and main memory holding recently used data and instructions D. control unit — the CPU component that decodes instructions and directs other units by generating control signals
16. What is instruction cycle ? Junior A. the repeating sequence of fetch, decode, and execute that the CPU performs for each instruction B. RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones C. a rule specifying how an instruction's operand is located, such as immediate, direct, or indirect D. a cache where each block maps to one set but may sit in any line within it, balancing speed and conflicts
17. Which term means: "the repeating sequence of fetch, decode, and execute that the CPU performs for each instruction"? Junior A. interrupt B. arithmetic logic unit (ALU) C. locality of reference D. instruction cycle
18. Which statement is correct? Junior A. instruction cycle — an asynchronous signal that suspends the CPU's current work to service a higher-priority event B. instruction cycle — the repeating sequence of fetch, decode, and execute that the CPU performs for each instruction C. instruction cycle — the CPU component that performs arithmetic and logical operations on operands D. instruction cycle — a design with physically separate memories and buses for instructions and data, allowing parallel access
19. What is RISC vs CISC ? Mid A. RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones B. a design storing instructions and data in the same memory, sharing one bus between CPU and memory C. a cache where a memory block may occupy any line, minimizing conflict misses at high lookup cost D. overlapping the execution of multiple instructions across stages to raise instruction throughput
20. Which term means: "RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones"? Mid A. RISC vs CISC B. instruction cycle C. addressing mode D. locality of reference
21. Which statement is correct? Mid A. RISC vs CISC — a design with physically separate memories and buses for instructions and data, allowing parallel access B. RISC vs CISC — the repeating sequence of fetch, decode, and execute that the CPU performs for each instruction C. RISC vs CISC — the CPU component that performs arithmetic and logical operations on operands D. RISC vs CISC — RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones
22. What is addressing mode ? Mid A. RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones B. the repeating sequence of fetch, decode, and execute that the CPU performs for each instruction C. a rule specifying how an instruction's operand is located, such as immediate, direct, or indirect D. a small fast buffer between the CPU and main memory holding recently used data and instructions
23. Which term means: "a rule specifying how an instruction's operand is located, such as immediate, direct, or indirect"? Mid A. addressing mode B. fully associative cache C. locality of reference D. interrupt
24. Which statement is correct? Mid A. addressing mode — a design with physically separate memories and buses for instructions and data, allowing parallel access B. addressing mode — an asynchronous signal that suspends the CPU's current work to service a higher-priority event C. addressing mode — a small, very fast storage location inside the CPU holding operands and intermediate results D. addressing mode — a rule specifying how an instruction's operand is located, such as immediate, direct, or indirect
25. What is memory hierarchy ? Mid A. the layered arrangement of registers, caches, main memory, and disk trading speed against capacity B. RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones C. a cache where each memory block maps to exactly one cache line, simple but prone to conflicts D. a small fast buffer between the CPU and main memory holding recently used data and instructions
26. Which term means: "the layered arrangement of registers, caches, main memory, and disk trading speed against capacity"? Mid A. von Neumann architecture B. register C. memory hierarchy D. pipeline hazard
27. Which statement is correct? Mid A. memory hierarchy — a design storing instructions and data in the same memory, sharing one bus between CPU and memory B. memory hierarchy — the layered arrangement of registers, caches, main memory, and disk trading speed against capacity C. memory hierarchy — overlapping the execution of multiple instructions across stages to raise instruction throughput D. memory hierarchy — the CPU component that performs arithmetic and logical operations on operands
28. What is cache memory ? Mid A. the CPU component that decodes instructions and directs other units by generating control signals B. a cache where each block maps to one set but may sit in any line within it, balancing speed and conflicts C. a small fast buffer between the CPU and main memory holding recently used data and instructions D. a condition like data, control, or structural conflict that stalls or disrupts a pipeline
29. Which term means: "a small fast buffer between the CPU and main memory holding recently used data and instructions"? Mid A. cache memory B. memory hierarchy C. set-associative cache D. interrupt
30. Which statement is correct? Mid A. cache memory — RISC uses many simple fixed-length instructions, while CISC uses fewer complex variable-length ones B. cache memory — an asynchronous signal that suspends the CPU's current work to service a higher-priority event C. cache memory — the tendency of programs to reuse nearby data and recent addresses, which caches exploit D. cache memory — a small fast buffer between the CPU and main memory holding recently used data and instructions Showing 30 of 54 Arch · CPU & Memory questions — the full set, with answers, explanations and an AI tutor on every question, is inside.